

J1050 U.S. PTO
10/027311



BEST AVAILABLE COPY

U.S. UTILITY Patent Application

PATENT NUMBER and
ISSUE DATE

762

APPL NUM 10027311	FILING DATE 12/21/2001	CLASS 324 ⁷¹⁴	SUBCLASS 712	GAU 2358	2133	EXAMINER <i>[Signature]</i>
**APPLICANTS: Andreev Alexander; Vikhliantsev Igor; Ivanovic Lav; <div style="text-align: right;"><i>TRIMAINES</i></div>						
**CONTINUING DATA VERIFIED:						
** FOREIGN APPLICATIONS VERIFIED:						
PG-PUB <input type="checkbox"/> DO NOT PUBLISH <input checked="" type="checkbox"/>		RESCIND <input type="checkbox"/>				
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no 35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no Verified and Acknowledged Examiners's initials				ATTORNEY DOCKET NO 01-644 71742		
TITLE : Built-in test for multiple memory circuits						

U.S. DEPT. OF COMM. / PAT. & T.M. - PTO-436L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G.
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drwg.	Figs. Drwg.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)